A Low Power Content Addressable Memory Implemented In Deep Submicron Technology
ثبت نشده
چکیده
In this paper basic CAM (Content Addressable memory) cell performs match and mismatch operation. CAM provides fast data search operation and it is also used as search engines. The CAM cell comprises of NAND cell block of array (1x8) and NOR cell block of array (4x32). Here in this paper 45nm technology (transistor sizing) with the supply voltage of 1V is used. The data stored in the CAM cell will be compared with the low swing search data on the search lines. The NAND and NOR match-lines of the cell blocks will reduce the power consumption of match lines. The proposed LSSL (Low Swing Search Line)-CAM architecture uses both NAND and NOR array in order to reduce the power and increase the speed. It also reduces the SL power by reducing the switching activity of search lines. KeywordsLSSL-CAM, SL’s (search-lines), ML’s (match-lines), Switching activity, content addressable memory, low power.
منابع مشابه
A 1-V 128-kb Four-Way Set-Associative CMOS Cache Memory Using Wordline-Oriented Tag-Compare (WLOTC) Structure with the Content-Addressable-Memory (CAM) 10-Transistor Tag Cell
This paper reports a 1-V 128-kb four-way set-associative CMOS cache memory implemented by a 0.18m CMOS technology using wordline-oriented tag-compare (WLOTC) structure with the 10-transistor tag cell usually for content-addressable memory (CAM) for low-voltage low-power VLSI system application. Owing to the WLOTC structure with the CAM 10-transistor tag cell for accommodating the one-step hit/m...
متن کاملAn Alternative Organization of Defect Map for Defect-Resilient Embedded On-Chip Memories
In this paper, we propose the low power and low area defect map organization for the defect-resilient embedded memory system for multimedia SOCs. Existing approach to build defect map of embedded memories is based on the CAM (Content Addressable Memory) organization. But, it consumes too much power and relatively large chip area. It may be serious problem in the near future for very deep submic...
متن کاملLow-Area Low-Power and High-Speed TCAMS
Ternary Content Addressable Memory (TCAM) is hardwarebased parallel lookup tables with bit-level masking capability. They are attractive for applications such as packet forwarding and classification in network routers. TCAMS are gaining importance in high-speed intensive applications. However, the high cost and power consumption are limiting their popularity and versatility. This paper presents...
متن کاملIp-sram Architecture at Deep Submicron Cmos Technology – a Low Power Design
The growing demand for high density VLSI circuits the leakage current on the oxide thickness is becoming a major challenge in deep-sub-micron CMOS technology. In deep submicron technologies, leakage power becomes a key for a low power design due to its ever increasing proportion in chip‟s total power consumption. Motivated by emerging battery-operated application on one hand and shrinking techn...
متن کاملComparative Power Analysis of Precomputation Based Content Addressable Memory
Problem statement: In this study we discus about Signature Detection Technique (SDT) used in Network Intrusion Detection System (NIDS). Design of SDT using Content Addressable Memory (CAM) is discussed. Approach: Two novel architectures, XOR and ones count based Pre computation CAM architectures are proposed and implemented in third party back end tool with 0.18 mm technology, power consumption...
متن کامل